


Moonknight N/V/L 13'' Schematics Tiger Lake UP3 (28W)

***2020-12-10
REV : A00***


***DY : None Installed
UMA: UMA only installed
OPS: DISCRTE OPTIMUS installed***

<Variant Name>			
		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Cover Page			
Size A3	Document Number MOONKNIGHT NVL_TGL	Rev A00	
Date: Friday, January 29, 2021		Sheet 1 of 106	

Project code : XXXXXXXXXXXX
MB PCB P/N : XXXXX
MB Revision : SA
DB PCB P/N : XXXXX
DB Revision : SA

Moonknight N/V/L 13" TGL Block Diagram

Moonknight-N/V 13"



Title			
CPU (THML/JTAG)			
Size	Document Number	Rev	
A3	MOONKNIGHT_NVL_TGL	X02	
Date:	Friday, January 29, 2021	Sheet	3 of 106

SSID = CPU

eDP

55 eDP_TX_CPU_N0
55 eDP_TX_CPU_P0
55 eDP_TX_CPU_N1
55 eDP_TX_CPU_P1
55 eDP_TX_CPU_N2
55 eDP_TX_CPU_P2
55 eDP_TX_CPU_N3
55 eDP_TX_CPU_P3
55 eDP_AUX_CPU_N
55 eDP_AUX_CPU_P
55 EDP_HPD
24 L_BKLT_EN
55 eDP_VDD_EN
55 L_BKLT_CTRL

HDMI

57 HDMI_DDI_TX_P3
57 HDMI_DDI_TX_N3
57 HDMI_DDI_TX_P0
57 HDMI_DDI_TX_N0
57 HDMI_DDI_TX_P1
57 HDMI_DDI_TX_N1
57 HDMI_DDI_TX_P2
57 HDMI_DDI_TX_N2

57 CPU_DPB_CTRL_CLK
57 CPU_DPB_CTRL_DATA
57 CPU_DISP_HPDB

TBT


71 USB1_TCSS_TX_N0
71 USB1_TCSS_TX_P0
71 USB1_TCSS_TX_N1
71 USB1_TCSS_TX_P1
71 USB1_TCSS_RX_N0
71 USB1_TCSS_RX_P0
71 USB1_TCSS_RX_N1
71 USB1_TCSS_RX_P1
71 USB1_TCSS_AUX_N
71 USB1_TCSS_AUX_P
75 TBT_LS0_TXD
15,75 TBT_LS0_RXD

TBT2









75 USB2_TCSS_TX_N0
75 USB2_TCSS_TX_P0
75 USB2_TCSS_TX_N1
75 USB2_TCSS_TX_P1
75 USB2_TCSS_RX_N0
75 USB2_TCSS_RX_P0
75 USB2_TCSS_RX_N1
75 USB2_TCSS_RX_P1
75 USB2_TCSS_AUX_N
75 USB2_TCSS_AUX_P
71 TBT_LS1_TXD
15,71 TBT_LS1_RXD

Other

15 GPP_D12
15 GPP_D10
65 KB_DET#



SSID = CPU



A

3

1



1

1

1

21

1

6


Rev

X02


106

SSID = CPU

```
46 VCCCORE_SENSE <<<—
46 VSSCORE_SENSE <<<—
46 SVID_ALERT#_CPU <<<—
46 SVID_CLK_CPU <<<—
46 SVID_DATA_CPU <<>>—
```



20200724
C701 C702 follow Cyborg reserve footprint.



3.Length matchin 25mil, and close SOC in 2inch "

Layout note: **Layout Note:**

1. Place close to CPU within 2"
2. VCC_SENSE/ VSS_SENSE
impedance=50 ohm
3. Length match<25mil

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title	CPU (VCCIN/VID)
-------	------------------------

Size
A4

Document Number


MOONKNIGHT_NVL_TGL

Rev	X02
-----	------------

Date: Friday, January 29, 2021

Sheet 7 of 106

SSID = CPU




Lack of VCCPLL_OC / VCC1P8A / VCCPLL

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (VDDQ/VCC/VCCST)			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 8	of	106


SSID = CPU




<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (RSVD)			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 9	of 106	

Main Func = CPU



2020/04/20
Move from Page10 to Page89




2020/04/20
Move from Page10 to Page89


<Core Design>

SSID = CPU

1D05V_VCCST




1D05V_VCCSTG



20200727
FC1128 FC1129 FC1130
Move from Page11 to Page89 .

1D8V_S5




PLACE on Primary SIDE

PLACE on Back SIDE

PLACE Close to VR

1uF *6pcs
10uF *6pcs
47UF *1pcs
22uF *1pcs



Decoupling Solution	Decap Placement	Form Factor	Value	Number	Note
VCCDD2	Secondary Side	0402	10uF	8	Place on the back side of the SOC, as close as possible to the vias that connect to the outer row of BGA pins. Locate the capacitors such that the trace length from the QND via to the pad is minimized, and maximize the width of this trace.
	Primary Side	0603	47uF	2	Place them as close to the VR as possible. 2 caps should be stuffed.
		0402	1uF	8	Place on the primary side, as close as possible to the vias that connect to the outer row of SOC pins, use wide traces to connect the capacitor pins to the vias. Make sure to put atleast 1 via down near the core V&M2 BGA and 1 via down near the cap pad.




<Core Design>

Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.

Title				CPU (Power Cap2)	
Size	Document Number			Rev	
A3	MOONKNIGHT_NVL_TGL			X02	
Date:	Friday, January 29, 2021	Sheet	11	of	106

SSID = MEMORY

DQS_A swizzling map:




For 4PCS RAM place

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)
LPDDR4X x32 Decoupling Config-1	VDD2	6 caps per Dram, 2 per long edge, 1 per short edge evenly distribute among all Drams	24x 1 μ F (0402)
	VDDQ	4 per Dram, 2 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap) evenly distribute among all Drams	5x 10 μ F (0603)
	VDD1	4 per Dram, 1 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap) evenly distribute	5x 10 μ F (0603)

Layout Note: Place as pic...




2020/04/20
Move to Page89



2020/04/20
Move to Page89

	LPDDR4	LPDDR4X
VDDQ	1.1V	0.6V
VDD1	1.8V	1.8V
VDD2	1.1V	1.1V


<Core Design>

SSID = MEMORY

For 4PCS RAM place

Memory Configuration	Power Domain	Decoupling Location	Qty x μ F (size)
LPDDR4X x32 Decoupling Config-1	VDD2	6 caps per Dram, 2 per long edge, 1 per short edge	24x 1 μ F (0402)
		evenly distribute among all Drams	5x 10 μ F (0603)
	VDDQ	4 per Dram, 2 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap)	16x 1 μ F (0402)
		evenly distribute among all Drams	5x 10 μ F (0603)
	VDD1	4 per Dram, 1 per corner (each Dram Package has 4 pairs of VDD1 BGAs, each pair gets 1 cap)	16x 1 μ F (0402)
		evenly distribute	5x 10 μ F (0603)


Layout Note: Place as pic.



2020/04/20
Move to Page8!

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title DDR (RSVD)			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet	14 of	106

SSID = CPU

18,24,25,91 SPI0_SI_CPU <<<
18,24,25 SPI0_WP_CPU <<<
18,24,25 SPI0_HOLD_CPU <<<

21 CNV_RGI_DT >>>
18 CPU_SML0_ALERT# <<<
18 GPP_E6 <<<
19 HDA_SDO <<<
4,75 TBT_LSX0_RWD >>>
4 GPP_D10 <<<
3 DBG_PMODE <<<
4 GPP_D12 <<<
4,71 TBT_LSX1_RWD <<<

Added, MNT NVL 13 EIV, 2020/03/16

18 GPP_E10 <<<
18 GPP_E11 <<<

20200724
R1503 100K change 4.7K.

20200724
3D3V_S5 change 3D3V_SPI.

GPIO	GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK (GPP_R2)	CNVI debug MODES (GPP_F2)
Schematic							
High	ESPI Disable	Disable	Enable	19.2MHZ CLOCK FROM DIVIDER (DERIVED FROM 38.4MHZ CRYSTAL)	Disable	OVERRIDE	INTEGRATED CNVI DISABLE
Low	Enable =default	Enable	Disable	38.4MHZ CLOCK FROM DIRECT CRYSTAL (DEFAULT)	Enable	SECURITY MEASURES NOT OVERRIDEN	INTEGRATED CNVI ENABLE
GPIO	TBT LSX VCCIO conf.#0	TBT LSX VCCIO conf.#1	TBT LSX VCCIO conf.#2	TBT LSX VCCIO conf.#3	A0		GPP_E10
Schematic							
High	3.3V	3.3V	3.3V	3.3V	Disable	DFXTESTMODE DISABLED (DEFAULT)	
Low	1.8V	1.8V	1.8V	1.8V	Enable	DFXTESTMODE ENABLED	

Original Ref.


GPP_C5	SPI_SI	GPP_E6	GPP_B23	SPI_WP	ME_UNLOCK	M.2 CNVI MODES	TBT_LSX #0
ESPI OR EC LESS HIGH: ESPI IS DISABLED LOW: ESPI SELECTED WEAK INTERNAL PD 20K	BOOT HALT HIGH: JTAG ODT DISABLED LOW: JTAG ODT ENABLED NO INTERNAL PU/PD	JTAG ODT DISABLE LOW: JTAG ODT DISABLED HIGH: JTAG ODT ENABLED NO INTERNAL PU/PD	CPU/SSC CLOCK FREQ HIGH: 19.2MHz CLOCK FROM DIVIDER (DERIVED FROM 38.4MHz CRYSTAL) LOW: 38.4MHz CLOCK FROM DIRECT CRYSTAL (DEFAULT) WEAK INTERNAL PD 20K	CONSENT STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PU/PD	FLASH/SECURITY SECURITY OVERRIDE HIGH: OVERRIDEN LOW: SECURITY MEASURES NOT OVERRIDEN WEAK INTERNAL PD 20K	M.2 CNVI MODES LOW: INTEGRATED CNVI ENABLE HIGH: INTEGRATED CNVI DISABLE NO INTERNAL PU/PD	TBT_LSX #0 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PU/PD
TBT_LSX #1	TBT_LSX #2	TBT_LSX #3	A0	GPP_E10	GPP_E11		
TBT_LSX #1 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PU/PD	TBT_LSX #2 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PU/PD	TBT_LSX #3 PINS VCCIO CONFIGURATION HIGH: 3.3V LOW: 1.8V NO INTERNAL PU/PD	A0 PERSONALITY STRAP HIGH: DISABLED LOW: ENABLED NO INTERNAL PU/PD				

<Core Design>


DELL Wistron Corporation	
21F, 8th, Sec.1, Hsin-Tai Rd, Hsinchu, Taiwan 305, Taiwan, R.O.C.	
CPU (STRAP)	
Doc No	MOONKNIGHT_NVL_TGL
Rev	002
Date	Friday, January 29, 2021
Print	15 of 156

SSID = PCH


GPU



M.2 SSD




WLAN




USB1

USB3.1 Type-A Port1 (IO)



USB2


USB3.1 Type-A Port2 (IO)



Card Reader



Camera




Finger Print



TBT2



BT



PD



MM




TBT




44,72,74 VCCPDIA_VBUS_FLT#

WLAN



M.2 SSD



USB2_I/O




USB1_I/O



GPU



GPU




```





61,63,71,75,76,91    PCH_PLTRST#    <<<  —
40,55                SIO_SLP_S3#    <<<  —
40,52                SIO_SLP_S4#    <<<  —
24,25,45             3V_5V_PWROK    >>>  —
24                SIO_PWRBTN#    >>>  —
24,64                PCH_RSMRST#    >>>  —
24,26                IMVP_VR_ON    >>>  —
24,26                SLP_SWOROK    >>>  —
24,40                SIO_SLP_SUS#    >>>  —
40                  VCCST_OVERRIDE    >>>  —
40                  CPU_C10_GATE    >>>  —
24                  PCH_DPWROK    >>>  —
44                  AC_IN#    >>>  —
24,40,46             ALL_SLP_PWRGD    >>>  —
46                  PWR_VCORE_VR_READY    >>>  —

```

```



72  TBT_PD_ALERT# <<>>——
24,40,50  VCCIN_AUX_PWRGD >>>——
24,71  TCP1_RETIMER_PERST_R_N >>>——
24  EC RESET# >>>——

```






```
SPI SELECT STRAP
Cap LOW  → 3.3V
Cap DY  → 1.8V
```

SPI SELECT STRAP
LOW → 3.3V
HIGH → 1.8V



20200727
Follow Cyborg remove R1747 C1704.

[illegible]

<Core Design:



SSID = PCH

SPI ROM

24,25,91 SPI0_CLK_CPU <<<
15,24,25 SPI0_HOLD_CPU <<<
15,24,25 SPI0_WP_CPU <<<
24,25,91 SPI0_SO_CPU <<<
15,24,25,91 SPI0_SI_CPU <<<
18,24,25 SPI0_CS_ROM_N0 <<<

EC

24,68 ESPI_CPU_IO0 <<<
24,68 ESPI_CPU_IO1 <<<
24,68 ESPI_CPU_IO2 <<<
24,68 ESPI_CPU_IO3 <<<
24,68 ESPI_CPU_CS# <<<
24,68 ESPI_CPU_RST# <<<
24,68 ESPI_CPU_CLK <<<

WLAN

61 WLAN_CLK_CPU_P <<<
61 WLAN_CLK_CPU_N <<<
61 CLK_PCIE_WLAN_REQ# <<<

M.2 SSD

63 SSD_CLK_CPU_N <<<
63 SSD_CLK_CPU_P <<<
63 CLK_PCIE_NVME_REQ# <<<

GPU

76 GFX_CLK_CPU_N <<<
76 GFX_CLK_CPU_P <<<
76 CLK_PCIE_PEG_REQ# <<<

20200721
Remove SATA_LED# Off Page
Net name follow GPIO Table.
79,86 GC6_FB_EN <<<
76 GC6_FB_RST# <<<

XDP

71,75 CPU_SML0_SMBCLK <<<
71,75 CPU_SML0_SMBDATA <<<
72 CPU_SML1_SMBCLK <<<
24,26,79 EC_I2C_SCL_THM <<<
24,26,79 EC_I2C_SDA_THM <<<

SMBUS

71,75 CPU_SML0_SMBCLK <<<
71,75 CPU_SML0_SMBDATA <<<
72 CPU_SML1_SMBCLK <<<
24,26,79 EC_I2C_SCL_THM <<<
24,26,79 EC_I2C_SDA_THM <<<

OTHER

24,61 SUSCLK <<<

HW STRAP

15 CPU_SML0_ALERT# <<<
15 GPP_E6 <<<
15 GPP_E10 <<<
15 GPP_E11 <<<

MEMORY

20 MEM_CHA_EN <<<

SD

66 HOST_SD_WP# <<<

TPM

18,91 SPI0_CS_ROM_N2 <<<

SIV Auto Test

96 SPI0_SO_R_CPU <<<
18,24,25 SPI0_CS_ROM_N0 <<<
18,91 SPI0_CS_ROM_N2 <<<

20200810
Follow Shuri Change to 22ohm.

SPI0_CLK_CPU R1826 1 22R2J-2-GP
SPI0_HOLD_CPU R1827 1 22R2J-2-GP
SPI0_WP_CPU R1828 1 22R2J-2-GP
SPI0_SO_CPU R1829 1 22R2J-2-GP
SPI0_SI_CPU R1830 1 22R2J-2-GP

20200513
Delete 0 ohm Res.

20200721
Remove SATA_LED# net.

20200727
Net name follow GPIO Table.

20200721
Remove SATA_LED# Off Page

20200727
Net name follow GPIO Table.

20200727
Net name follow GPIO Table.

20200727
Net name follow GPIO Table.

20200727
Net name follow GPIO Table.

20200727
Net name follow GPIO Table.

20200727
Net name follow GPIO Table.

20200727
Net name follow GPIO Table.

20200724
R1802 and R1803 property follow Shuri..

20200724
R1802 and R1803 property follow Shuri..

20200724
R1802 and R1803 property follow Shuri..

20200724
R1802 and R1803 property follow Shuri..

20200724
R1802 and R1803 property follow Shuri..

20200724
R1802 and R1803 property follow Shuri..

20200724
R1802 and R1803 property follow Shuri..

CPU1E

SPI0_CLK_CPU DJ37
SPI0_HOLD_CPU DG35
SPI0_WP_CPU DJ39
SPI0_SO_CPU DJ33
SPI0_SI_CPU DJ35
SPI0_CS1# DF35
SPI0_CS2# DF39

SPI0_CS_ROM_N0
GPP_E11

GPP_E10
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_E17
GPP_E6

GPP_C0/SMBCLK
GPP_C1/SMBDATA
GPP_C2/SMBALERT#

GPP_C3/SMBCLK
GPP_C4/SMBDATA
GPP_C5/SMBALERT#

GPP_C6/SMBCLK
GPP_C7/SMBDATA
GPP_C8/SMBALERT#

GPP_C9/SMBCLK
GPP_C10/SMBDATA
GPP_C11/SMBALERT#

GPP_C12/SMBCLK
GPP_C13/SMBDATA
GPP_C14/SMBALERT#

GPP_C15/SMBCLK
GPP_C16/SMBDATA
GPP_C17/SMBALERT#

GPP_C18/SMBCLK
GPP_C19/SMBDATA
GPP_C20/SMBALERT#

GPP_C21/SMBCLK
GPP_C22/SMBDATA
GPP_C23/SMBALERT#

GPP_C24/SMBCLK
GPP_C25/SMBDATA
GPP_C26/SMBALERT#

GPP_C27/SMBCLK
GPP_C28/SMBDATA
GPP_C29/SMBALERT#

GPP_C30/SMBCLK
GPP_C31/SMBDATA
GPP_C32/SMBALERT#

GPP_C33/SMBCLK
GPP_C34/SMBDATA
GPP_C35/SMBALERT#

GPP_C36/SMBCLK
GPP_C37/SMBDATA
GPP_C38/SMBALERT#

GPP_C39/SMBCLK
GPP_C40/SMBDATA
GPP_C41/SMBALERT#

GPP_C42/SMBCLK
GPP_C43/SMBDATA
GPP_C44/SMBALERT#

GPP_C45/SMBCLK
GPP_C46/SMBDATA
GPP_C47/SMBALERT#

GPP_C48/SMBCLK
GPP_C49/SMBDATA
GPP_C50/SMBALERT#

GPP_C51/SMBCLK
GPP_C52/SMBDATA
GPP_C53/SMBALERT#

GPP_C54/SMBCLK
GPP_C55/SMBDATA
GPP_C56/SMBALERT#

GPP_C57/SMBCLK
GPP_C58/SMBDATA
GPP_C59/SMBALERT#

GPP_C60/SMBCLK
GPP_C61/SMBDATA
GPP_C62/SMBALERT#

GPP_C63/SMBCLK
GPP_C64/SMBDATA
GPP_C65/SMBALERT#

GPP_C66/SMBCLK
GPP_C67/SMBDATA
GPP_C68/SMBALERT#

GPP_C69/SMBCLK
GPP_C70/SMBDATA
GPP_C71/SMBALERT#

GPP_C72/SMBCLK
GPP_C73/SMBDATA
GPP_C74/SMBALERT#

GPP_C75/SMBCLK
GPP_C76/SMBDATA
GPP_C77/SMBALERT#

GPP_C78/SMBCLK
GPP_C79/SMBDATA
GPP_C80/SMBALERT#

CPU SMB_SCL
CPU SMB_SDA
CPU SMB_ALERT#

CPU SML0_SMBCLK
CPU SML0_SMBDATA
CPU SML0_ALERT#

CPU SML1_SMBCLK
CPU SML1_SMBDATA
CPU SML1_ALERT#

CPU SML2_SMBCLK
CPU SML2_SMBDATA
CPU SML2_ALERT#

CPU SML3_SMBCLK
CPU SML3_SMBDATA
CPU SML3_ALERT#

CPU SML4_SMBCLK
CPU SML4_SMBDATA
CPU SML4_ALERT#

CPU SML5_SMBCLK
CPU SML5_SMBDATA
CPU SML5_ALERT#

CPU SML6_SMBCLK
CPU SML6_SMBDATA
CPU SML6_ALERT#

CPU SML7_SMBCLK
CPU SML7_SMBDATA
CPU SML7_ALERT#

CPU SML8_SMBCLK
CPU SML8_SMBDATA
CPU SML8_ALERT#

CPU SML9_SMBCLK
CPU SML9_SMBDATA
CPU SML9_ALERT#

CPU SML10_SMBCLK
CPU SML10_SMBDATA
CPU SML10_ALERT#

CPU SML11_SMBCLK
CPU SML11_SMBDATA
CPU SML11_ALERT#

CPU SML12_SMBCLK
CPU SML12_SMBDATA
CPU SML12_ALERT#

CPU SML13_SMBCLK
CPU SML13_SMBDATA
CPU SML13_ALERT#

CPU SML14_SMBCLK
CPU SML14_SMBDATA
CPU SML14_ALERT#

CPU SML15_SMBCLK
CPU SML15_SMBDATA
CPU SML15_ALERT#

CPU SML16_SMBCLK
CPU SML16_SMBDATA
CPU SML16_ALERT#

CPU SML17_SMBCLK
CPU SML17_SMBDATA
CPU SML17_ALERT#

CPU SML18_SMBCLK
CPU SML18_SMBDATA
CPU SML18_ALERT#

CPU SML19_SMBCLK
CPU SML19_SMBDATA
CPU SML19_ALERT#

CPU SML20_SMBCLK
CPU SML20_SMBDATA
CPU SML20_ALERT#

CPU SML21_SMBCLK
CPU SML21_SMBDATA
CPU SML21_ALERT#

CPU SML22_SMBCLK
CPU SML22_SMBDATA
CPU SML22_ALERT#

CPU SML23_SMBCLK
CPU SML23_SMBDATA
CPU SML23_ALERT#

CPU SML24_SMBCLK
CPU SML24_SMBDATA
CPU SML24_ALERT#

CPU SML25_SMBCLK
CPU SML25_SMBDATA
CPU SML25_ALERT#

20200819
Layout Swap.
CPU SMB_SDA
CPU SMB_SCL

20200820
Layout Swap.
CPU SML0_SMBDATA
CPU SML0_SMBCLK
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

TGL-U-GP-U1

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU1K

CPU SMB_SCL
CPU SMB_SDA
CPU SMB_ALERT#

CPU SML0_SMBCLK
CPU SML0_SMBDATA
CPU SML0_ALERT#

CPU SML1_SMBCLK
CPU SML1_SMBDATA
CPU SML1_ALERT#

CPU SML2_SMBCLK
CPU SML2_SMBDATA
CPU SML2_ALERT#

CPU SML3_SMBCLK
CPU SML3_SMBDATA
CPU SML3_ALERT#

CPU SML4_SMBCLK
CPU SML4_SMBDATA
CPU SML4_ALERT#

CPU SML5_SMBCLK
CPU SML5_SMBDATA
CPU SML5_ALERT#

CPU SML6_SMBCLK
CPU SML6_SMBDATA
CPU SML6_ALERT#

CPU SML7_SMBCLK
CPU SML7_SMBDATA
CPU SML7_ALERT#

CPU SML8_SMBCLK
CPU SML8_SMBDATA
CPU SML8_ALERT#

CPU SML9_SMBCLK
CPU SML9_SMBDATA
CPU SML9_ALERT#

CPU SML10_SMBCLK
CPU SML10_SMBDATA
CPU SML10_ALERT#

CPU SML11_SMBCLK
CPU SML11_SMBDATA
CPU SML11_ALERT#

CPU SML12_SMBCLK
CPU SML12_SMBDATA
CPU SML12_ALERT#

CPU SML13_SMBCLK
CPU SML13_SMBDATA
CPU SML13_ALERT#

CPU SML14_SMBCLK
CPU SML14_SMBDATA
CPU SML14_ALERT#

CPU SML15_SMBCLK
CPU SML15_SMBDATA
CPU SML15_ALERT#

CPU SML16_SMBCLK
CPU SML16_SMBDATA
CPU SML16_ALERT#

CPU SML17_SMBCLK
CPU SML17_SMBDATA
CPU SML17_ALERT#

20200819
Layout Swap.
CPU SMB_SDA
CPU SMB_SCL

20200820
Layout Swap.
CPU SML0_SMBDATA
CPU SML0_SMBCLK
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA

20200820
Layout Swap.
CPU SML1_SMBCLK
CPU SML1_SMBDATA


SPI0_CLK_CPU P
SPI0_HOLD_CPU N
SPI0_WP_CPU N
SPI0_SO_CPU P
SPI0_SI_CPU N
SPI0_CS_ROM_N0

SPI0_CLK_CPU P
SPI0_HOLD_CPU N
SPI0_WP_CPU N
SPI0_SO_CPU P
SPI0_SI_CPU N
SPI0_CS_ROM_N0


SPI0_CLK_CPU P
SPI0_HOLD

SSID = PCH

Audio



GPU



G SENSOR



RTC



BT




ME




20200728 Remove HDMI_SEL Pin




SIV Auto Test




20200430
Add for N189-G5



20200728 Remove HDMI_SEL Pin





ID	Description	Setting	Mapping
PROJECT_ID[3:2]	Project Type	11	Inspiron
		10	Vostro
		01	Latitude Reserved
		00	N/A




20200618
Delete PROJECT_ID4 net

20200728
Remove BOARD_ID1 BOARD_ID2 SEL



ID	Description	Setting	Mapping
VRAM_ID[2:1]	dGPU VRAM size	11	UMA Board
		10	N/A
		01	DIS Board with 4GB VRAM
		00	DIS Board with 2GB VRAM



ID	Description	Setting	Mapping
TBT_DET#	TBT function detected	1	Non-TBT
		0	TBT

<Core Design>

Wistron Corporation
21F, 8th, Sec.1, Hsin Tai Hsi Rd, Hsinchu,
Taipei Hsin 301, Taiwan, R.O.C.

CPUI (HAD/2S/SD/DMIC)

Docu
A2
Soc
P01
Date
Friday, January 29, 2021
Sheet
19
of
106

MOONKNIGHT_NVL_TGL
X02

SSID = PCH

TOUCH PAD/E3

65.66 PCH_I2C1_SCL_TP <<<—
65.66 PCH_I2C1_SDA_TP <<<—

G SENSOR

70 FFS_INT1 >>>—
70 ISH_I2C0_ACC_SCL <<<—
70 ISH_I2C0_ACC_SDA <<<—
70 ISH_ACC1_INT# >>>—
70 ISH_ACC2_INT# >>>—

AUDIO

24.27 SPKR <<<—

KEYBOARD

65 KB_LED_BL_DET <<<—

OTHER

24 TABLE_MODE# <<<—
24 NB_MODE# <<<—

MEMORY

18 MEM_CHA_EN <<<—

eDP

55 DBC_PANEL_EN <<<—
55 LCD_CBL_DET# <<<—

LID

24,67,92 LID_CL_SIO# >>>—

UART

68 CPU_UART2_TXD <<<—
68 CPU_UART2_RXD >>>—


91 TPM_SPI_IRQ# >>>—

PCH to BB

75 PCH_I2C_SCL_TBT <<<—
75 PCH_I2C_SDA_TBT <<<—

20200727
ALS used I2C7

3D3V_VCCDSW




20200810
Reserve 10K PU for L panel ID.

20200427
Delete R2004/R2005 0ohm Res.

PCH to Touch Pad / E3

SDA/SCL/INT Pull UP on TP side (page65)
20201011
Delete TBT_I2C_SCL/TBT_I2C_SDA of test point



CPU1F

DC53 GPP_B16/GSPI0_CLK
DA51 GPP_B18/GSPI0_MOSI
DC49 GPP_B17/GSPI0_MISO
DC50 GPP_B14/SPKR/TIME_SYNC1/GSPI0_CS1#
DC52 GPP_B15/GSPI0_CS0#
CY49 GPP_B20/GSPI1_CLK
CY53 GPP_B22/GSPI1_MOSI
CY52 GPP_B21/GSPI1_MISO
DA50 GPP_B19/GSPI1_CS0#
DV21 GPP_C9/UART0_TXD
DT21 GPP_C8/UART0_RXD
DR21 GPP_C11/UART0_CTS#
DW21 GPP_C10/UART0_RTS#
DV19 GPP_C13/UART1_TXD/ISH_UART1_TXD
DT19 GPP_C12/UART1_RXD/ISH_UART1_RXD
DR19 GPP_C15/UART1_CTS#/ISH_UART1_CTS#
DU19 GPP_C14/UART1_RTS#/ISH_UART1_RTS#
DJ21 GPP_C21/UART2_TXD
DG29 GPP_C20/UART2_RXD
DU19 GPP_C23/UART2_CTS#
DF21 GPP_C22/UART2_RTS#
DV18 GPP_C17/I2C0_SCL
DU18 GPP_C16/I2C0_SDA
DJ23 GPP_C19/I2C1_SCL
DT18 GPP_C18/I2C1_SDA
DJ29 GPP_H5/I2C2_SCL
DU31 GPP_H4/I2C2_SDA
DF29 GPP_H7/I2C3_SCL
DG29 GPP_H6/I2C3_SDA
DF25 GPP_H9/I2C4_SCL/CNV_MFUART2_TXD
DF27 GPP_H8/I2C4_SDA/CNV_MFUART2_RXD

TGL-U-GP-U1

GPP_D15/ISH_UART0_RTS#/GSP12_CS1#/IMGCLKOUT5

GPP_D14/ISH_UART0_TXD
GPP_D13/ISH_UART0_RXD
GPP_D16/ISH_UART0_CTS#

GPP_B6/ISH_I2C0_SCL
GPP_B5/ISH_I2C0_SDA

GPP_B8/ISH_I2C1_SCL
GPP_B7/ISH_I2C1_SDA

GPP_B10/I2C5_SCL/ISH_I2C2_SCL
GPP_B9/I2C5_SDA/ISH_I2C2_SDA

GPP_E16/ISH_GP7
GPP_E15/ISH_GP6
GPP_D18/ISH_GP5
GPP_D17/ISH_GP4

GPP_D3/ISH_GP3/BK3/SBK3
GPP_D2/ISH_GP2/BK2/SBK2
GPP_D1/ISH_GP1/BK1/SBK1
GPP_D0/ISH_GP0/BK0/SBK0

GPP_RCOMP

GPP_T3/I2C7_SCL
GPP_T2/I2C7_SDA

GPP_U5/GSPI3_CLK
GPP_U4/GSPI3_CS0#

2020/02/06 Modify

DR27 KB_LED_BL_DET
DW25 KB_LED_BL_DET
DV25 KB_LED_BL_DET
DT25 KB_LED_BL_DET

DB45 ISH_I2C0_ACC_SCL
DB44 ISH_I2C0_ACC_SDA

CY39 PCH_I2C_SCL_TBT
DB47 PCH_I2C_SDA_TBT
DD47 PCH_I2C_SCL_TBT
DD44 PCH_I2C_SDA_TBT

DJ8 ISH_LID_CL#_NB
DR77 ISH_LID_CL#_NB
DR24 ISH_LID_CL#_NB
DU25 ISH_LID_CL#_NB
DV31 ISH_LID_CL#_NB
DU31 ISH_LID_CL#_NB
DT27 ISH_LID_CL#_NB
DV27 ISH_LID_CL#_NB

DR51 GPP_RCOMP
R2021 1 200R2F-L-GP

DN33 GPP_T3/I2C7_SCL
DT35 GPP_T2/I2C7_SDA
DG17 GPP_U5/GSPI3_CLK
DG19 GPP_U4/GSPI3_CS0#

DR27 KB_LED_BL_DET
DW25 KB_LED_BL_DET
DV25 KB_LED_BL_DET
DT25 KB_LED_BL_DET

DB45 ISH_I2C0_ACC_SCL
DB44 ISH_I2C0_ACC_SDA

CY39 PCH_I2C_SCL_TBT
DB47 PCH_I2C_SDA_TBT
DD47 PCH_I2C_SCL_TBT
DD44 PCH_I2C_SDA_TBT

DJ8 ISH_LID_CL#_NB
DR77 ISH_LID_CL#_NB
DR24 ISH_LID_CL#_NB
DU25 ISH_LID_CL#_NB
DV31 ISH_LID_CL#_NB
DU31 ISH_LID_CL#_NB
DT27 ISH_LID_CL#_NB
DV27 ISH_LID_CL#_NB

DR51 GPP_RCOMP
R2021 1 200R2F-L-GP

DN33 GPP_T3/I2C7_SCL
DT35 GPP_T2/I2C7_SDA
DG17 GPP_U5/GSPI3_CLK
DG19 GPP_U4/GSPI3_CS0#

DR27 KB_LED_BL_DET
DW25 KB_LED_BL_DET
DV25 KB_LED_BL_DET
DT25 KB_LED_BL_DET

DB45 ISH_I2C0_ACC_SCL
DB44 ISH_I2C0_ACC_SDA

CY39 PCH_I2C_SCL_TBT
DB47 PCH_I2C_SDA_TBT
DD47 PCH_I2C_SCL_TBT
DD44 PCH_I2C_SDA_TBT

DJ8 ISH_LID_CL#_NB
DR77 ISH_LID_CL#_NB
DR24 ISH_LID_CL#_NB
DU25 ISH_LID_CL#_NB
DV31 ISH_LID_CL#_NB
DU31 ISH_LID_CL#_NB
DT27 ISH_LID_CL#_NB
DV27 ISH_LID_CL#_NB

DR51 GPP_RCOMP
R2021 1 200R2F-L-GP

DN33 GPP_T3/I2C7_SCL
DT35 GPP_T2/I2C7_SDA
DG17 GPP_U5/GSPI3_CLK
DG19 GPP_U4/GSPI3_CS0#

DR27 KB_LED_BL_DET
DW25 KB_LED_BL_DET
DV25 KB_LED_BL_DET
DT25 KB_LED_BL_DET

DB45 ISH_I2C0_ACC_SCL
DB44 ISH_I2C0_ACC_SDA

CY39 PCH_I2C_SCL_TBT
DB47 PCH_I2C_SDA_TBT
DD47 PCH_I2C_SCL_TBT
DD44 PCH_I2C_SDA_TBT

DJ8 ISH_LID_CL#_NB
DR77 ISH_LID_CL#_NB
DR24 ISH_LID_CL#_NB
DU25 ISH_LID_CL#_NB
DV31 ISH_LID_CL#_NB
DU31 ISH_LID_CL#_NB
DT27 ISH_LID_CL#_NB
DV27 ISH_LID_CL#_NB

DR51 GPP_RCOMP
R2021 1 200R2F-L-GP

DN33 GPP_T3/I2C7_SCL
DT35 GPP_T2/I2C7_SDA
DG17 GPP_U5/GSPI3_CLK
DG19 GPP_U4/GSPI3_CS0#

DR27 KB_LED_BL_DET
DW25 KB_LED_BL_DET
DV25 KB_LED_BL_DET
DT25 KB_LED_BL_DET

DB45 ISH_I2C0_ACC_SCL
DB44 ISH_I2C0_ACC_SDA

CY39 PCH_I2C_SCL_TBT
DB47 PCH_I2C_SDA_TBT
DD47 PCH_I2C_SCL_TBT
DD44 PCH_I2C_SDA_TBT

DJ8 ISH_LID_CL#_NB
DR77 ISH_LID_CL#_NB
DR24 ISH_LID_CL#_NB
DU25 ISH_LID_CL#_NB
DV31 ISH_LID_CL#_NB
DU31 ISH_LID_CL#_NB
DT27 ISH_LID_CL#_NB
DV27 ISH_LID_CL#_NB

DR51 GPP_RCOMP
R2021 1 200R2F-L-GP

DN33 GPP_T3/I2C7_SCL
DT35 GPP_T2/I2C7_SDA
DG17 GPP_U5/GSPI3_CLK
DG19 GPP_U4/GSPI3_CS0#

DR27 KB_LED_BL_DET
DW25 KB_LED_BL_DET
DV25 KB_LED_BL_DET
DT25 KB_LED_BL_DET

DB45 ISH_I2C0_ACC_SCL
DB44 ISH_I2C0_ACC_SDA

CY39 PCH_I2C_SCL_TBT
DB47 PCH_I2C_SDA_TBT
DD47 PCH_I2C_SCL_TBT
DD44 PCH_I2C_SDA_TBT

DJ8 ISH_LID_CL#_NB
DR77 ISH_LID_CL#_NB
DR24 ISH_LID_CL#_NB
DU25 ISH_LID_CL#_NB
DV31 ISH_LID_CL#_NB
DU31 ISH_LID_CL#_NB
DT27 ISH_LID_CL#_NB
DV27 ISH_LID_CL#_NB

DR51 GPP_RCOMP
R2021 1 200R2F-L-GP

DN33 GPP_T3/I2C7_SCL
DT35 GPP_T2/I2C7_SDA
DG17 GPP_U5/GSPI3_CLK
DG19 GPP_U4/GSPI3_CS0#

DR27 KB_LED_BL_DET
DW25 KB_LED_BL_DET
DV25 KB_LED_BL_DET
DT25 KB_LED_BL_DET

DB45 ISH_I2C0_ACC_SCL
DB44 ISH_I2C0_ACC_SDA

CY39 PCH_I2C_SCL_TBT
DB47 PCH_I2C_SDA_TBT
DD47 PCH_I2C_SCL_TBT
DD44 PCH_I2C_SDA_TBT

DJ8 ISH_LID_CL#_NB
DR77 ISH_LID_CL#_NB
DR24 ISH_LID_CL#_NB
DU25 ISH_LID_CL#_NB
DV31 ISH_LID_CL#_NB
DU31 ISH_LID_CL#_NB
DT27 ISH_LID_CL#_NB
DV27 ISH_LID_CL#_NB

DR51 GPP_RCOMP
R2021 1 200R2F-L-GP

DN33 GPP_T3/I2C7_SCL
DT35 GPP_T2/I2C7_SDA
DG17 GPP_U5/GSPI3_CLK
DG19 GPP_U4/GSPI3_CS0#

DR27 KB_LED_BL_DET
DW25 KB_LED_BL_DET
DV25 KB_LED_BL_DET
DT25 KB_LED_BL_DET

DB45 ISH_I2C0_ACC_SCL
DB44 ISH_I2C0_ACC_SDA

CY39 PCH_I2C_SCL_TBT
DB47 PCH_I2C_SDA_TBT
DD47 PCH_I2C_SCL_TBT
DD44 PCH_I2C_SDA_TBT

DJ8 ISH_LID_CL#_NB
DR77 ISH_LID_CL#_NB
DR24 ISH_LID_CL#_NB
DU25 ISH_LID_CL#_NB
DV31 ISH_LID_CL#_NB
DU31 ISH_LID_CL#_NB
DT27 ISH_LID_CL#_NB
DV27 ISH_LID_CL#_NB

DR51 GPP_RCOMP
R2021 1 200R2F-L-GP

DN33 GPP_T3/I2C7_SCL
DT35 GPP_T2/I2C7_SDA
DG17 GPP_U5/GSPI3_CLK
DG19 GPP_U4/GSPI3_CS0#

DR27 KB_LED_BL_DET
DW25 KB_LED_BL_DET
DV25 KB_LED_BL_DET
DT25 KB_LED_BL_DET

Accelerometer sensor

Non-TBT

20200727
ALS change used I2C7.
20201011
Remove ALS of I2C PU RN2021.

<Core Design>

DELL		Wistron Corporation	
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.			
Title CPU (UART/I2C/ISH)			
Size A3	Document Number	Rev	
MOONKNIGHT_NVL_TGL		X02	
Date: Friday, January 29, 2021	Sheet 20	of	106


```

61 CNV_WR_DN0  >>> _____
61 CNV_WR_DP0  >>> _____
61 CNV_WR_DN1  >>> _____
61 CNV_WR_DP1  >>> _____
61 CNV_WR_CLKN >>> _____
61 CNV_WR_CLKP >>> _____

```

61 CNV_WT_DN0 <<< <<<
61 CNV_WT_DP0 <<< <<<
61 CNV_WT_DN1 <<< <<<
61 CNV_WT_DP1 <<< <<<
61 CNV_WT_CLKN <<< <<<
61 CNV_WT_CLKP <<< <<<

61 CNV_BRI_RSP >>> _____
15 CNV_RGI_DT >>> _____
61 CNV_RGI_DT_R >>> _____


61 CNV_BRI_DT_R <<< _____
61 CNV_RGI_RSP <<< _____

```

61    CLKREQ_CNV <<<_____
      CNV_RF_RESET# <<<_____

```

3	SDRAM_ID4	<<<	_____
16	SDRAM_ID5	<<<	_____




<p>1.Micron:2FG92\$CA IC,LP4X,16GB,4266,X32,16G,TGL MT53E512M32D2NP-046 WT:E DRAM 8G;DDP</p>	<p>2.Micron:K7HT2\$CA IC,LP4X,32GB,4266,X32,16G,TGL IC SDRAM DDR4 32G MT53E1G32D2NP-046 WT:A DRAM 16G;DDP</p>
<p>3.Samsung:15NY1\$AA IC SDRAM LPDDR4X 16GB K4U6E3S4AA-MGCR DRAM 8G;SDP</p>	<p>4.Samsung:K7HT2\$AA IC SDRAM LPDDR4X 32GB K4U6E3D4AA-MGCR DRAM 16G;SDP</p>

MEM_CONFIG Mapping table			
ID	Description	Setting	Mapping
SDRAM_ID[4:3]	On-board memory configuration for chip vendor	11	DIMM Design
		10	Micron
		01	Hynix
		00	Samsung
SDRAM_ID[2:1]	On-board memory configuration for total memory size per channel	11	32GB
		10	16GB
		01	8GB
		00	4GB

2020/09/04
For STD
MEM_CONFIG1 change to SDRAM_ID1
MEM_CONFIG2 change to SDRAM_ID2
MEM_CONFIG3 change to SDRAM_ID3
MEM_CONFIG4 change to SDRAM_ID4

CY19 Board ID Mapping table			
ID	Description	Setting	Mapping
SDRAM_ID[5:0]	SDP/DDP/QDP/ODP Configuration	11	ODP
		10	QDP
		01	DDP
		00	SDP






```
2020/09/04
For STD
MEM_CONFIG0 change net name SDRAM_ID0
MEM_CONFIG5 change net name SDRAM_ID5
```

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			
CPU (CSI/EMMC/CNVi)			
Size	Document Number		Rev
A3		MOONKNIGHT_NVL_TGL	X02
Date:	Friday, January 29, 2021	Sheet 21 of	106

SSID = PCH



<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CPU (VSS)			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 23 of 106		



Main Func = SPI Flash



15.18.24.91 SPI0_SI_CPU >>>
 18.24.91 SPI0_SO_CPU >>>
 18.24.91 SPI0_CLK_CPU >>>
 15.18.24 SPI0_WP_CPU >>>
 15.18.24 SPI0_HOLD_CPU >>>
 18.24.25 SPI0_CS_ROM_NO >>>

25.96 SPI_CLK_ROM_R >>>


SIV Auto Test

25.96 SPI_CLK_ROM_R >>>
 18.24.05 SPI0_CS_ROM_NO >>>

SPI Flash BIOS3(32M) only.




Remove SPI ROM socket, MKT NVL 13 EIV, 2020/04/07



Main Func = RTC


24 RTORST_ON >>>
 24 VCCDSW_EN >>>
 17.24.45 3V_5V_PWRGD >>>
 19 RTC_DET# <<<



Core Design

Main Func = Thermal Sensor



18.24.79 EC_I2C_SCL_THM <<<
 18.24.79 EC_I2C_SDA_THM <<<
 17.24 IMVP_VR_ON >>>
 40 PURE_HW_SHUTDOWN# <<<



Main Func = Thermal Sensor

24 PWM_FAN1 <<<
 24 FAN_TACH1 <<<
 24 PWM_FAN2 <<<
 24 FAN_TACH2 <<<

Added Second Fan, MKT NVL 13 EIV, 2020/02/26



19	HDA_SDIO	<<<<	_____
	HDA_SDOUT_CODEC	>>>	_____
	HDA_SWC_CODEC	>>>	_____
9	HDA_BITCLK_CODEC	>>>	_____
29	AUD_SPK_R+	<<<<	_____
	AUD_SPK_R-	<<<<	_____
29	AUD_SPK_L+	<<<<	_____
29	AUD_SPK_L-	<<<<	_____
55	DMIC_SCL_CODEC	<<<<	_____
55	DMIC_SDA_CODEC	<<<<	_____
66	AUD_SENSE	>>>	_____
24	NB_MUTE#	>>>	_____
20,24	SPKR	>>>	_____
	BEEP	>>>	_____
29,66	AUD_RING	<<<<	_____
29,66	AUD_SLEEVE	<<<<	_____
29	LINE1_L	>>>>	_____
29	LINE1_R	>>>>	_____
29	LINE1_VREFO	<<<<	_____
29	MIC2_VREFO_R	<<<<	_____
66	AUD_HP1_JACK_L	<<<<	_____
66	AUD_HP1_JACK_R	<<<<	_____

96	HDA_BITCLK_CODEC_R	>>
19,27,96	HDA_SDOUT_CODEC	>>
19,27,96	HDA_SYNC_CODEC	>>

20201011
Change RP2709 to 0402 size.

1.8V power rail should be supplied by linear regulator, not switching regulator. if switch regulator is available, please make sure that switch frequency operates at out-band (over 20KHz)

Speaker trace
width >40mil @
2W4ohm speaker
power

ALC3204
QFN40 (5X5)
071.03204.0003

Layout Note:
Place close to Pin 20

place close to pin8

[illegible]

20200522
Vendor suggest:
1. EC2711 DY that use PCH DMIC.
2. EC2710, EC2709 should be place nearby PCH
<Core Design>

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
Audio Codec ALC3204			
Size A3	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet	27 of	106

pull up to DVDD or
max 5V

max. 5V

3D3V_RTC R2708 1 2 V3D3_STB
0R0402-PAD-7-NP-GP

3D3V_S0 R2716 1 2 100KR2J-1-GP DVSS

DV

HDA_CODEC_SDIO

R2724 1 2 0R4042-PAD-7-NP-GP

HDA_CODEC_SDIO0

R2723 1 2 22R2J-2-GP

HDA_BITCLK_CODEC


HDA_BITCLK_CODEC_R

20200819
Follow Shuri Change R2723 from 0 to 22 ohm.

Layout Note:
Tied at point only under
Codec or near the Codec

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size A4	Document Number MOONKNIGHT NVL_TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 28	of 106

Main Func = Audio

27 AUD_SPK_R+ >>>
27 AUD_SPK_R- >>>
27 AUD_SPK_L+ >>>
27 AUD_SPK_L- >>>

27 LINE1_L >>>
27,66 AUD_HP1_JACK_L >>>
27 LINE1_VREFO >>>
27,66 AUD_HP1_JACK_R >>>
27 LINE1_R >>>
27 MIC2_VREFO_R <<<
27,66 AUD_SLEEVE <<<
27,66 AUD_RING <<<


Speaker

Layout Note



Speaker trace width >40mil @ 2W4ohm speaker power

AUD_SPK_R+ ER2901 1 0R0603-PAD-7-NP-GP
AUD_SPK_R- ER2902 1 0R0603-PAD-7-NP-GP
AUD_SPK_L+ ER2903 1 2 0R0603-PAD-7-NP-GP
AUD_SPK_L- ER2904 1 2 0R0603-PAD-7-NP-GP

CONN Pin	Net name
Pin1	SPK_R+
Pin2	SPK_R-
Pin3	SPK_L+
Pin4	SPK_L-



20180911
Vendor modify



<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

Audio IO

Size
A4

Document Number

MOONKNIGHT NVL_TGL

Rev

X02

Date: Friday, January 29, 2021

Sheet 29 of 106


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A4	Document Number MOONKNIGHT NVL TGL	Rev X02
Date: Friday, January 29, 2021		Sheet 30 of 106


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A4	Document Number MOONKNIGHT NVL_TGL	Rev X02
Date: Friday, January 29, 2021		Sheet 31 of 106


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT NVL TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 32	of 106


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet	33 of	106

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT NVL_TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 34	of 106


Main Func = USB 3.1 Gen1

16 USB_OC0# <<<—
24 USB_PWR_EN# >>>—

USB3.1 Port (IO Board)



Layout Note: Need to Close CON




20200721
C3514 change to mount.

<Core Design>

DELL		Wistron Corporation	
		21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
USB3.1 IO Power			
Size	Document Number	Rev	
A3			X02
Date:	Friday, January 29, 2021	Sheet	35 of 106


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title		
USB30		
Size A4	Document Number MOONKNIGHT NVL_TGL	Rev X02
Date: Friday, January 29, 2021	Sheet 36	of 106


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A4	Document Number MOONKNIGHT NVL_TGL	Rev X02
Date: Friday, January 29, 2021		Sheet 37 of 106


(Blanking)

<Core Design>




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A4	Document Number MOONKNIGHT NVL_TGL	Rev X02
Date: Friday, January 29, 2021		Sheet 38 of 106

(Blanking)




<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 39 of 106		

17.50	SIO_SLP_S#4	>>>
17.55	SIO_SLP_S#3	>>>
17.24	SIO_SLP_S#5#4	>>>
17	CPU_C10_GATES	>>>
24	ALMON	>>>
26	PURF_HW_SHUTDOWNW#	>>>
17	VCOST_OVERRIDE	>>>
17.24.48	ALL_SYS_PWRGD	>>>
53	PWR_10B_VEN	<<<
50.53	PWR_10B_VG	<<<
17.24.50	VCCIN_AUX_PWRGD	<<<
45	SV_SV_EN	<<<
22	V1P65_CTRL_R	<<<
22	VNN_CTRL_R	<<<
51	PWR_VDD_EN	<<<
51	VDDQ_EN	<<<
51	PWR_VDDQ_PG	<<<
54	PWR_VNN10SV_VID2	<<<
54	PWR_VNN10SV_VID1	<<<
54	PWR_VNN10SV_PG	<<<
54	PWR_10B_VEN	<<<
54	PWR_VNN_EN	<<<

[illegible]

Power Sequence / Pull High PWRGD




For LPDDR4x only: 0D6V_S3 Power on to after 1D1V_S3



For PWR_VDDQ_EN RC delay
Layout Note:Place Close to PU5101



20200728
Remove B4048, B4047, U4010, DSW property component




20200305 (DVT1)
For customer request

20200803
Remove customer request circuit.

The diagram illustrates a customer request circuit. It features a dashed black rectangular frame. Inside this frame, there is a smaller dashed yellow rectangular frame. The text "20200305 (DVT1)" and "For customer request" is located at the top left of the diagram. The text "20200803" and "Remove customer request circuit." is located in the center of the diagram.

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT NVL TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 41 of 106	

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title (Reserved)		
Size A4	Document Number MOONKNIGHT NVL TGL	Rev X02
Date: Friday, January 29, 2021		Sheet 42 of 106

Main Func = ADT Input



Main Func = M-BAT Input



OFFPAGE

Pin Configurations


Pin	Function	Type	Direction	Mode
PC400	VBATT	IO	Input	Normal
PC401	VBATT	IO	Input	Normal
PC402	VBATT	IO	Input	Normal
PC403	VBATT	IO	Input	Normal
PC404	VBATT	IO	Input	Normal
PC405	VBATT	IO	Input	Normal
PC406	VBATT	IO	Input	Normal
PC407	VBATT	IO	Input	Normal
PC408	VBATT	IO	Input	Normal
PC409	VBATT	IO	Input	Normal
PC410	VBATT	IO	Input	Normal
PC411	VBATT	IO	Input	Normal
PC412	VBATT	IO	Input	Normal
PC413	VBATT	IO	Input	Normal
PC414	VBATT	IO	Input	Normal
PC415	VBATT	IO	Input	Normal
PC416	VBATT	IO	Input	Normal
PC417	VBATT	IO	Input	Normal
PC418	VBATT	IO	Input	Normal
PC419	VBATT	IO	Input	Normal
PC420	VBATT	IO	Input	Normal
PC421	VBATT	IO	Input	Normal
PC422	VBATT	IO	Input	Normal
PC423	VBATT	IO	Input	Normal
PC424	VBATT	IO	Input	Normal
PC425	VBATT	IO	Input	Normal
PC426	VBATT	IO	Input	Normal
PC427	VBATT	IO	Input	Normal
PC428	VBATT	IO	Input	Normal
PC429	VBATT	IO	Input	Normal
PC430	VBATT	IO	Input	Normal
PC431	VBATT	IO	Input	Normal
PC432	VBATT	IO	Input	Normal
PC433	VBATT	IO	Input	Normal
PC434	VBATT	IO	Input	Normal
PC435	VBATT	IO	Input	Normal
PC436	VBATT	IO	Input	Normal
PC437	VBATT	IO	Input	Normal
PC438	VBATT	IO	Input	Normal
PC439	VBATT	IO	Input	Normal
PC440	VBATT	IO	Input	Normal
PC441	VBATT	IO	Input	Normal
PC442	VBATT	IO	Input	Normal
PC443	VBATT	IO	Input	Normal
PC444	VBATT	IO	Input	Normal
PC445	VBATT	IO	Input	Normal
PC446	VBATT	IO	Input	Normal
PC447	VBATT	IO	Input	Normal
PC448	VBATT	IO	Input	Normal
PC449	VBATT	IO	Input	Normal
PC450	VBATT	IO	Input	Normal
PC451	VBATT	IO	Input	Normal
PC452	VBATT	IO	Input	Normal
PC453	VBATT	IO	Input	Normal
PC454	VBATT	IO	Input	Normal
PC455	VBATT	IO	Input	Normal
PC456	VBATT	IO	Input	Normal
PC457	VBATT	IO	Input	Normal
PC458	VBATT	IO	Input	Normal
PC459	VBATT	IO	Input	Normal
PC460	VBATT	IO	Input	Normal
PC461	VBATT	IO	Input	Normal
PC462	VBATT	IO	Input	Normal
PC463	VBATT	IO	Input	Normal
PC464	VBATT	IO	Input	Normal
PC465	VBATT	IO	Input	Normal
PC466	VBATT	IO	Input	Normal
PC467	VBATT	IO	Input	Normal
PC468	VBATT	IO	Input	Normal
PC469	VBATT	IO	Input	Normal
PC470	VBATT	IO	Input	Normal
PC471	VBATT	IO	Input	Normal
PC472	VBATT	IO	Input	Normal
PC473	VBATT	IO	Input	Normal
PC474	VBATT	IO	Input	Normal
PC475	VBATT	IO	Input	Normal
PC476	VBATT	IO	Input	Normal
PC477	VBATT	IO	Input	Normal
PC478	VBATT	IO	Input	Normal
PC479	VBATT	IO	Input	Normal
PC480	VBATT	IO	Input	Normal
PC481	VBATT	IO	Input	Normal
PC482	VBATT	IO	Input	Normal
PC483	VBATT	IO	Input	Normal
PC484	VBATT	IO	Input	

Location	Gen1	Gen2
PR440	DY	Stuff
PR4406	DY	Stuff
PR4407	DY	Stuff
PR4408	DY	Stuff
PC4400	Stuff	DY
PC4401	Stuff	DY
QJ4401	Stuff	DY
PR4400	Stuff	DY
PR4401	Stuff	DY
PR4402	Stuff	DY
PR4403	Stuff	DY
PR4404	Stuff	DY
PR4405	Stuff	DY
PR4407	Stuff	DY
PR4408	DY	DY
PO4400	Stuff	Stuff


SSID = PWR.Plane.Regulator_5V

OFFPAGE-Signal

OFFPAGE-GAP




SY8270C For 5V




SSID = PWR.Plane.Regulator_3D3V

OFFPAGE-Signal

OFFPAGE-GAP





TPS51393 For 3D3V




OFFPAGE

SVID



VCORE SENSE



Main Func = CPU_CORE







OFFPAGE

46 PWR_VCORE_UGATE1 >> PWR_VCORE_UGATE1
46 PWR_VCORE_PHASE1 >> PWR_VCORE_PHASE1
46 PWR_VCORE_LGATE1 >> PWR_VCORE_LGATE1


46 PWR_VCORE_UGATE2 >> PWR_VCORE_UGATE2
46 PWR_VCORE_PHASE2 >> PWR_VCORE_PHASE2
46 PWR_VCORE_LGATE2 >> PWR_VCORE_LGATE2

46 PWR_VCORE_ISEN2 << PWR_VCORE_ISEN2
46 PWR_VCORE_ISEN1 << PWR_VCORE_ISEN1
46 PWR_VCORE_ISUMP << PWR_VCORE_ISUMP
46 PWR_VCORE_ISUMN << PWR_VCORE_ISUMN

FOR acoustic noise




TGL 15W
Base mode
TDC=30A
ICCMAX=46A




Main Func = CPU_CORE

(Blanking)

<Core Design>		
		
Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
Title (Reserved)		
Size A3	Document Number MOONKNIGHT_NVL_TGL	Rev X02
Date: Friday, January 29, 2021		Sheet 48 of 106

(Blanking)

<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size

A

Document Number

MOONKNIGHT_NVL_TGL

Rev

X02

Date: Friday, January 29, 2021

Sheet 49 of 106

OFFPAGE

S5(PM_SLP_S4#)

Pin	Pin Name	Pin Type
1	40	PWR_VDD_EN
2	40	PWR_VDD_EN
3	40	PWR_VDD_EN
4	40	PWR_VDD_EN
5	40	PWR_VDD_EN
6	40	PWR_VDD_EN
7	40	PWR_VDD_EN
8	40	PWR_VDD_EN
9	40	PWR_VDD_EN
10	40	PWR_VDD_EN

S3(VTT_CNTL)

Pin	Pin Name	Pin Type
11	40	VDDQ_EN
12	40	VDDQ_EN
13	40	VDDQ_EN
14	40	VDDQ_EN
15	40	VDDQ_EN
16	40	VDDQ_EN
17	40	VDDQ_EN
18	40	VDDQ_EN
19	40	VDDQ_EN
20	40	VDDQ_EN

PH on EE Side

Pin	Pin Name	Pin Type
21	40	PWR_VDDQ_PG
22	40	PWR_VDDQ_PG
23	40	PWR_VDDQ_PG
24	40	PWR_VDDQ_PG
25	40	PWR_VDDQ_PG
26	40	PWR_VDDQ_PG
27	40	PWR_VDDQ_PG
28	40	PWR_VDDQ_PG
29	40	PWR_VDDQ_PG
30	40	PWR_VDDQ_PG

DCBATOUT_VDDQ_P

Pin	Pin Name	Pin Type
31	40	DCBATOUT_VDDQ_P
32	40	DCBATOUT_VDDQ_P
33	40	DCBATOUT_VDDQ_P
34	40	DCBATOUT_VDDQ_P
35	40	DCBATOUT_VDDQ_P
36	40	DCBATOUT_VDDQ_P
37	40	DCBATOUT_VDDQ_P
38	40	DCBATOUT_VDDQ_P
39	40	DCBATOUT_VDDQ_P
40	40	DCBATOUT_VDDQ_P

DCBATOUT_VDDQ_N


Pin	Pin Name	Pin Type
41	40	DCBATOUT_VDDQ_N
42	40	DCBATOUT_VDDQ_N
43	40	DCBATOUT_VDDQ_N
44	40	DCBATOUT_VDDQ_N
45	40	DCBATOUT_VDDQ_N
46	40	DCBATOUT_VDDQ_N
47	40	DCBATOUT_VDDQ_N
48	40	DCBATOUT_VDDQ_N
49	40	DCBATOUT_VDDQ_N
50	40	DCBATOUT_VDDQ_N

20200424 Add for P66 use. (Follow Shuri)



(Blanking)

<Core Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

(Reserved)

Size
B

Document Number
MOONKNIGHT_NVL_TGL


Rev
X02

Date: Friday, January 29, 2021



Sheet 52 of 106

Main Func = 1D8V/1D2V

OFFPAGE



OFFPAGE_GAP



<Core Design>




Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Title			POWER (RT5797_1D8V_S5)	
Size B	Document Number	MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 53	of 106	

OFFPAGE

PH on EE Side





PH on EE Side



VID1 VNN OUTPUT VOLTAGE		
1	0.78 V	
0	1.05 V	

VID2 V1P05 OUTPUT VOLTAGE		
1	0.96 V	
0	1.05 V	




OFFPAGE-GAP



Main Func = LCD

4 eDP_TX_CPU_P0 >>>
4 eDP_TX_CPU_P1 >>>
4 eDP_TX_CPU_N1 >>>
4 eDP_TX_CPU_P2 >>>
4 eDP_TX_CPU_N2 >>>
4 eDP_TX_CPU_P3 >>>
4 eDP_TX_CPU_N3 >>>
4 eDP_ALX_CPU_P >>>
4 eDP_ALX_CPU_N >>>
4 eDP_HPD >>>
4 eDP_VDD_EN >>>
4 L_BKLT_CTRL >>>
24 LCD_TST >>>
24 PANEL_BKEN >>>
24 PANEL_MONITOR >>>
24 LCD_VCC_TEST_EN >>>
17.40 SIO_SLP_S3# >>>
24 CABLE1_OCP# >>>
24 CABLE2_OCP# >>>
16 CCD_USB20_N >>>
16 CCD_USB20_P >>>
27 DMC_SCL_CODEC >>>
27 DMC_SDA_CODEC >>>
19 DMC_PCH_CLK_O >>>
19 DMC_PCH_DATA_O >>>
20 DBC_PANEL_EN >>>


20200713
ALS change to used I2C7
20 LCD_OBL_DET# <<<




20200713
Remove 5.0 Pin Non-B To B eDP connector
20200714
Reserve ALS I2C signal.

20200803
LCD1 Change to 020.F1308.0040

eDP Panel / HD Camera




M-BIST/ LCD BIST -20180425 LCD BIST for G10 (Was test only for G9)



(Blanking)

<Core Design>




		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 56 of 106		


```

4   CPU_DPS_CTRL_CLK    <<<=====
4   CPU_DPS_CTRL_DATA   <<<=====


      CPU_DPS_JPC0      <<<=====

```




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT_NVLTGL		Rev X02
Date: Friday, January 29, 2021	Sheet 58 of 106		
2	1		

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT_NVLTGL		Rev X02
Date: Friday, January 29, 2021	Sheet	59 of	106
2	1		

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT NVL TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 60 of 106		

Main Func = WLAN

PCIE

16 WLAN_PCIE_TX_N >>>
16 WLAN_PCIE_TX_P >>>
16 WLAN_PCIE_RX_N <<<
16 WLAN_PCIE_RX_P <<<

PCIE_CLK

18 WLAN_CLK_CPU_N >>>
18 WLAN_CLK_CPU_P >>>
18 CLK_PCIE_WLAN_REQ# <<<

USB2.0

16 BT_USB20_P >>>
16 BT_USB20_N >>>

Single end

19 BT_RADIO_DIS# >>>
16 WLAN_RF_DIS# >>>
17,63,71,75,76,91 PCH_PLTRST# >>>
18,24 SUSCLK >>>

Debug

66 3D3V_WLAN_P >>>
66 3D3V_WLAN_N >>>

Power EN (Madesimo)


21 CNV_BRI_DT_R >>>
21 CNV_RGI_DT_R >>>
21 CLKREQ_CNV >>>
21 CNV_RF_RESET# >>>

21 CNV_WT_DN0 >>>
21 CNV_WT_DP0 >>>
21 CNV_WT_DN1 >>>
21 CNV_WT_DP1 >>>
21 CNV_WT_CLKN >>>
21 CNV_WT_CLKP >>>

21 CNV_WR_DN0 >>>
21 CNV_WR_DP0 >>>
21 CNV_WR_DN1 >>>
21 CNV_WR_DP1 >>>
21 CNV_WR_CLKN >>>
21 CNV_WR_CLKP >>>

21 CNV_BRI_RSP >>>
21 CNV_RGI_RSP >>>

17 PCIE_WAKE# >>>



AFTE14P-GP TP6101
AFTE14P-GP TP6105
AFTE14P-GP TP6106
AFTE14P-GP TP6107
AFTE14P-GP TP6108
AFTE14P-GP TP6109
AFTE14P-GP TP6110
AFTE14P-GP TP6111

1 3D3V_WLAN
1 CLK_PCIE_WLAN_REQ#
1 WIFI_RF_EN_R
1 BLUETOOTH_EN_LH
1 PCH_PLTRST#
1 BT_USB20_CON_N
1 BT_USB20_CON_P
1 PCIE_WAKE#

2020/04/22
Delete R6147, R6148, R6136 and R6137 0ohm Res




20200819
Layout Swap.

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipet Hsien 221, Taiwan, R.O.C.	
Title			
(Reserved)			
Size	Document Number		Rev
A3	MOONKNIGHT_NVL_TGL		X02
Date: Friday, January 29, 2021		Sheet 62	of 106

Main Func = SSD M.2



Important: SATA Host DEVSLP signals shall not be terminated since device shall terminate the signal.


- This is an open-drain pin on the PCH side. PCH will tri-state this pin to signal to the SATA device that it may enter a lower power state (pin will go high due to pull-up that's internal to the SATA device, per DEVSLP specification). PCH will drive pin low to signal an exit from DEVSLP state.
- When used as DEVSLP, no external pull-up or pull-down termination required from SATA Host DEVSLP.

Table 48. Socket 3 SSD Pin-Out (Mechanical Key M) On Platform

72	TX	062	75
73	TX	062	76
74	TX	062	77
75	TX	062	78
76	TX	062	79
77	TX	062	80
78	TX	062	81
79	TX	062	82
80	TX	062	83
81	TX	062	84
82	TX	062	85
83	TX	062	86
84	TX	062	87
85	TX	062	88
86	TX	062	89
87	TX	062	90
88	TX	062	91
89	TX	062	92
90	TX	062	93
91	TX	062	94
92	TX	062	95
93	TX	062	96
94	TX	062	97
95	TX	062	98
96	TX	062	99
97	TX	062	100
98	TX	062	101
99	TX	062	102
100	TX	062	103
101	TX	062	104
102	TX	062	105
103	TX	062	106
104	TX	062	107
105	TX	062	108
106	TX	062	109
107	TX	062	110
108	TX	062	111
109	TX	062	112
110	TX	062	113
111	TX	062	114
112	TX	062	115
113	TX	062	116
114	TX	062	117
115	TX	062	118
116	TX	062	119
117	TX	062	120
118	TX	062	121
119	TX	062	122
120	TX	062	123
121	TX	062	124
122	TX	062	125
123	TX	062	126
124	TX	062	127
125	TX	062	128
126	TX	062	129
127	TX	062	130
128	TX	062	131
129	TX	062	132
130	TX	062	133
131	TX	062	134
132	TX	062	135
133	TX	062	136
134	TX	062	137
135	TX	062	138
136	TX	062	139
137	TX	062	140
138	TX	062	141
139	TX	062	142
140	TX	062	143
141	TX	062	144
142	TX	062	145
143	TX	062	146
144	TX	062	147
145	TX	062	148
146	TX	062	149
147	TX	062	150
148	TX	062	151
149	TX	062	152
150	TX	062	153
151	TX	062	154
152	TX	062	155
153	TX	062	156
154	TX	062	157
155	TX	062	158
156	TX	062	159
157	TX	062	160
158	TX	062	161
159	TX	062	162
160	TX	062	163
161	TX	062	164
162	TX	062	165
163	TX	062	166
164	TX	062	167
165	TX	062	168
166	TX	062	169
167	TX	062	170
168	TX	062	171
169	TX	062	172
170	TX	062	173
171	TX	062	174
172	TX	062	175
173	TX	062	176
174	TX	062	177
175	TX	062	178
176	TX	062	179
177	TX	062	180
178	TX	062	181
179	TX	062	182
180	TX	062	183
181	TX	062	184
182	TX	062	185
183	TX	062	186
184	TX	062	187
185	TX	062	188
186	TX	062	189
187	TX	062	190
188	TX	062	191
189	TX	062	192
190	TX	062	193
191	TX	062	194
192	TX	062	195
193	TX	062	196
194	TX	062	197
195	TX	062	198
196	TX	062	199
197	TX	062	200
198	TX	062	201
199	TX	062	202
200	TX	062	203
201	TX	062	204
202	TX	062	205
203	TX	062	206
204	TX	062	207
205	TX	062	208
206	TX	062	209
207	TX	062	210
208	TX	062	211
209	TX	062	212
210	TX	062	213
211	TX	062	214
212	TX	062	215
213	TX	062	216
214	TX	062	217
215	TX	062	218
216	TX	062	219
217	TX	062	220
218	TX	062	221
219	TX	062	222
220	TX	062	223
221	TX	062	224
222	TX	062	225
223	TX	062	226
224	TX	062	227
225	TX	062	228
226	TX	062	229
227	TX	062	230
228	TX	062	231
229	TX	062	232
230	TX	062	233
231	TX	062	234
232	TX	062	235
233	TX	062	236
234	TX	062	237
235	TX	062	238
236	TX	062	239
237	TX	062	240
238	TX	062	241
239	TX	062	242
240	TX	062	243
241	TX	062	244
242	TX	062	245
243	TX	062	246
244	TX	062	247
245	TX	062	248
246	TX	062	249
247	TX	062	250
248	TX	062	251
249	TX	062	252
250	TX	062	253
251	TX	062	254
252	TX	062	255
253	TX	062	256
254	TX	062	257
255	TX	062	258
256	TX	062	259
257	TX	062	260
258	TX	062	261
259	TX	062	262
260	TX	062	263
261	TX	062	264
262	TX	062	265
263	TX	062	266
264	TX	062	267
265	TX	062	268
266	TX	062	269
267	TX	062	270
268	TX	062	271
269	TX	062	272
270	TX	062	273
271	TX	062	274
272	TX	062	275
273	TX	062	276
274	TX	062	277
275	TX	062	278
276	TX	062	279
277	TX	062	280
278	TX	062	281
279	TX	062	282
280	TX	062	283
281	TX	062	284
282	TX	062	285
283	TX	062	286
284	TX	062	287
285	TX	062	288
286	TX	062	289
287	TX	062	290
288	TX	062	291
289	TX	062	292
290	TX	062	293
291	TX	062	294
292	TX	062	295
293	TX	062	296
294	TX	062	297
295	TX	062	298
296	TX	062	299
297	TX	062	300
298	TX	062	301
299	TX	062	302
300	TX	062	303
301	TX	062	304
302	TX	062	305
303	TX	062	306
304	TX	062	307
305	TX	062	308
306	TX	062	309
307	TX	062	310
308	TX	062	311
309	TX	062	312
310	TX	062	313
311	TX	062	314
312	TX	062	315
313	TX	062	316
314	TX	062	317
315	TX	062	318
316	TX	062	319
317	TX	062	320
318	TX	062	321
319	TX	062	322
320	TX	062	323
321	TX	062	324
322	TX	062	325
323	TX	062	326
324	TX	062	327
325	TX	062	328
326	TX	062	329
327	TX	062	330
328	TX	062	331
329	TX	062	332
330	TX	062	333
331	TX	062	334
332	TX	062	335
333	TX	062	336
334	TX	062	337
335	TX	062	338
336	TX	062	339
337	TX	062	340
338	TX	062	341
339	TX	062	342
340	TX	062	343
341	TX	062	344
342	TX	062	345
343	TX	062	346
344	TX	062	347
345	TX	062	348
346	TX	062	349
347	TX	062	350
348	TX	062	351
349	TX	062	352
350	TX	062	353
351	TX	062	354
352	TX	062	355
353	TX	062	356
354	TX	062	357
355	TX	062	358
356	TX	062	359
357	TX	062	360
358	TX	062	361
359	TX	062	362
360	TX	062	363
361	TX	062	364
362	TX	062	365
363	TX	062	366
364	TX	062	367
365	TX	062	368
366	TX	062	369
367	TX	062	370
368	TX	062	371
369	TX	062	372
370	TX	062	373
371	TX	062	374
372	TX	062	375
373	TX	062	376
374	TX	062	377
375	TX	062	378
376	TX	062	379
377	TX	062	380
378	TX	062	381
379	TX	062	382
380	TX	062	383
381	TX	062	384
382	TX	062	385
383	TX	062	386
384	TX	062	387
385	TX	062	388
386	TX	062	389
387	TX	062	390
388	TX	062	391
389	TX	062	392
390	TX	062	393
391	TX	062	394
392	TX	062	395
393	TX	062	396
394	TX	062	397
395	TX	062	398
396	TX	062	399
397	TX	062	400
398	TX	062	401
399	TX	062	402
400	TX	062	403
401	TX	062	404
402	TX	062	405
403	TX	062	406
404	TX	062	407
405	TX	062	408
406	TX	062	409
407	TX	062	410
408	TX	062	411
409	TX	062	412
410	TX	062	413
411	TX	062	414
412	TX	062	415
413	TX	062	416
414	TX	062	417
415	TX	062	418
416	TX	062	419
417	TX	062	420
418	TX	062	421
419	TX	062	422
420	TX	062	423
421	TX	062	424
422	TX	062	425
423	TX	062	426
424	TX	062	427
425	TX	062	428
426	TX	062	429
427	TX	062	430
428	TX	062	431
429	TX	062	432
430	TX	062	433
431	TX	062	434
432	TX	062	435
433	TX	062	436
434	TX	062	437
435	TX	062	438
436	TX	062	439
437	TX	062	


Main Func = Power BTN

24 CHG_AMBER_LED# >>> _____
 24 BATT_WHITE_LED# >>> _____
 24 SYS_LED_MASK#_R >>> _____



24 MASK_SATA_LED# >>> _____
 63 M2_PCIE_LED# >>> _____


SATA LED



M-BIST for G10


M-BIST(Mainboard Built-In Self Test) Check if MB is damage while press power button. There is a LED will light up to indicate the MB is damage by

24.66 KBC_PWRBTN# >>> _____
 24.44 HW_ACAV_IN >>> _____
 17.24 PCH_RSMRST# >>> _____
 24 M_BIST >>> _____




<Core Design>

Main Func = TPAD



Main Func = TPAD



[illegible]


	Wistron Corporation 21F, 88, Sec. 1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.		
	Title _____		
<i>IO Board Connector</i>			
Size A3	Document Number	Rev	
MOONKNIGHT NVL TGL		X02	
Date:	Friday, January 25, 2021	Sheet	66 of 106

5
Main Func = HALL SENSOR

```

20,24,92  LID_CL_SIO#  <<<-----
          LID_POWER_ON#  >>>-----

```



20201012
Delete ED6701 from EMC request

&ltCore Design>



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

File

Sensor (Hall-Sensor)

Size

Size	Document Number
------	-----------------

Size C	Document Number MOONKNIGHT_NVLTGL
-----------	---

Date: Friday, January 29, 2021


Sheet 67 of

X02

106

Main Func = Debug

18,24 ESPI_CPU_IO0 <<>>
 18,24 ESPI_CPU_IO1 <<>>
 18,24 ESPI_CPU_IO2 <<>>
 18,24 ESPI_CPU_IO3 <<>>
 18,24 ESPI_CPU_RST# <<>>
 18,24 ESPI_CPU_CS# <<>>
 18,24 ESPI_CPU_CLK <<>>
 24 HOST_DEBUG_TX >>>
 20 CPU_UART2_TXD >>>
 20 CPU_UART2_RXD <<>>



<Core Design>



Wistron Corporation
 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
 Taipei Hsien 221, Taiwan, R.O.C.

Title

Dubug connector

Size
A4

Document Number

MOONKNIGHT NVL_TGL


Rev
X02

Date: Friday, January 29, 2021

Sheet 68 of 106

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
Reserved			
Size A4	Document Number MOONKNIGHT NVL_TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 69	of 106

A vertical bar is divided into four segments labeled A, B, C, and D from bottom to top. An arrow points to the boundary between segments B and C.


B



 <div style="float: right;"> Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C. </div>			
Title			
Sensor			
Size A4	Document Number	MOONKNIGHT_NVL_TGL	Rev X02
Date:	Friday, January 29, 2011	Sheet 70 of 106	

Main Func = TBT


USB1




Type-C PD




SIV Auto Test






TBT PORTS



DB_OCI_SQL_IT1 1




20200714
Remove



	WPN	DPN
TBT	071.00TBT.0F0U	M11GX
NON_TBT	071.00TBT.0D0U	7DYVG

INTEL Recoment
20200406 from Stradale



	SD_TCP1_FLASH_SHARE_EN	SD_TCP1_FLASH_MSTR_SLV
H	FLASH SHARE ENABLE	MASTER MODE
L	FLASH SHARE DISABLE	SLAVE MODE

Reference	Intel 8010	Parade B828	Reference	Intel 8040	Parade B830
C7117	2.2uF		R7118	100R	DY
R7119	10K		R7149	10KR	DY
R7141	10K		R7112	4.75KR	4.99KR
R7116	100R		R7131	10KR	DY
R7150	0R		R7119	10KR	DY
R7131	10K		R7141	10KR	DY
C7116	2.2uF		C7122	2.2uF	DY
C7123	2.2uF		R7103	10KR	DY
C7122	2.2uF		R7104	10KR	DY
R7137	3K32R		R7105	10KR	DY
R7135	0R		R7106	10KR	DY
R7134	0R		R7125	2.2KR	DY
U7103	W25Q80DVSNG-GP-U	DY	R7126	2.2KR	DY
R7128	3K32R		R7127	3.32K	DY
R7137	0R		R7128	3.32K	DY
R7133	0R		R7133	0R	DY
R7126	2.2KR		R7134	0R	DY
R7125	2.2KR		R7135	0R	DY
R7184	0R		R7137	0R	DY
C7115	2.2uF		R7134	0R	DY
R7111	0R		R7135	0R	DY
U7101	082 3005S 0911		R7137	0R	DY
R7110	15pF				
C7109	15pF		U7103	072.25Q80.0C01	DY
R7112	4.75K	4.90K	R7194	0R	DY
			C7115	2.2uF	DY

Main Func = Type-C Port1/2

71 USB1_SSTX_CON_P0
71 USB1_SSTX_CON_N0
71 USB1_SSTX_CON_P1
71 USB1_SSTX_CON_N1
71 USB1_SSRX_CON_P0
71 USB1_SSRX_CON_N0
71 USB1_SSRX_CON_P1
71 USB1_SSRX_CON_N1
72 USB1_CON_SBU1
72 USB1_CON_SBU2
72 USB1_CON_CCI
72 USB1_CON_CCI2


72 USB1_USB20_CMCT_P
72 USB1_USB20_CMCT_N
72 USB1_USB20_CMCB_P
72 USB1_USB20_CMCB_N

75 USB2_SSTX_CON_P0
75 USB2_SSTX_CON_N0
75 USB2_SSTX_CON_P1
75 USB2_SSTX_CON_N1
75 USB2_SSRX_CON_P0
75 USB2_SSRX_CON_N0
75 USB2_SSRX_CON_P1
75 USB2_SSRX_CON_N1
72 USB2_CON_SBU1
72 USB2_CON_SBU2
72 USB2_CON_CCI
72 USB2_CON_CCI2


72 USB2_USB20_CMCT_P
72 USB2_USB20_CMCT_N
72 USB2_USB20_CMCB_P
72 USB2_USB20_CMCB_N

71 USB1_SSTX_RC_P0
71 USB1_SSTX_RC_N0
71 USB1_SSTX_RC_P1
71 USB1_SSTX_RC_N1
71 USB1_SSRX_RC_P0
71 USB1_SSRX_RC_N0
71 USB1_SSRX_RC_P1
71 USB1_SSRX_RC_N1




75 USB2_SSTX_RC_P0
75 USB2_SSTX_RC_N0
75 USB2_SSTX_RC_P1
75 USB2_SSTX_RC_N1
75 USB2_SSRX_RC_P0
75 USB2_SSRX_RC_N0
75 USB2_SSRX_RC_P1
75 USB2_SSRX_RC_N1




20200527
Add for power drop from Stradale.































SKY USB30-B5-GP-U
022.10005.M082
20200821
Type C connector need change to 022.10005.M082



20200527
Add for power drop from Stradale.



SKY USB30-B5-GP-U
022.10005.M082
20200821
Type C connector need change to 022.10005.M082





```

72  PCI_VBUS_C_CTLR1  >>>
72  PCI_VBUS_C_CTLR2  >>>
24  TYPEC_CON1_ENW    >>>
24  TYPEC_CON2_ENW    >>>
164472  VOPD0A_VBUS_FLT# <<<


```

TYPE-C Port 1



Main Func = TBT

USB2




Type-C PD























PCH to BB




SIV Auto Test






HP team on applying, only mureta have sample can meet Intel requirement
2200P AC exp must be placed on BB line close to SOC side



Referenc	Intel 8040	Parade830
R7518	100R	DY
R7549	10KR	DY
R7512	4.75KR	4.99KR
R7531	10KR	DY
R7519	10KR	DY
R7541	10KR	DY
C7522	2.2uF	DY
R7503	10KR	DY
R7504	10KR	DY
R7505	10KR	DY
R7506	10KR	DY





Main Func = dGPU



<Core Design>

DELL		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title GPU DIGITALOUT (2/5)			
Size A3	Document Number MOONKNIGHT NVL TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 77		of 106







Main Func = GPU

79 FP_FUSE <<<
85 VGCORE_VDD_SENSE_1 >>>
85 VGCORE_GND_SENSE_1 >>>

22U 0603*10 X6S
Place under GPU




10U 0603*2 X6S
Place Close VRAM




10U 0603*12 X6S
Place under GPU

1U 0201*5 X6S
Place under GPU




RF RESERVED



1V_VGA_CORE

GPUIC 11 OF 14




OPS



OPS



OPS



OPS



OPS



OPS



OPS



OPS




OPS



OPS



OPS



OPS



OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS

OPS




OPS

OPS

OPS


OPS

OPS




(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM3,4 (2/4)			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 82 of 106		


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
GPU-VRAM5,6 (3/4)			
Size A4	Document Number MOONKNIGHT NVL TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 83	of	106

(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.
Title GPU-VRAM7,8 (4/4)		
Size A4	Document Number MOONKNIGHT NVL TGL	Rev X02
Date: Friday, January 29, 2021		Sheet 84 of 106

Timing diagram for the 'PH on EE side' configuration. The diagram shows the relationship between the VGACORE_VDE_SENSE_1 and VGACORE_VSD_SENSE_1 signals and the VGA_CORE_PS and VGA_CORE_VD signals. The readback data (RD544, RD545, RD543) is shown for the PS and VD signals. The blue arrow indicates the 'PH on EE side' configuration, showing a delay between the sense signals and the core signals.


Figure 8.8 GCK 2.1 Voltage Regulator Complex Signal Connection

[illegible][illegible]


Main Func = dGPU







[DG-07158-001 Rev03] Power up sequence:
3.3V => WFGD (VGA_CORE) => PWR_VDD (1.05V) => PWRD/Q (1.35V)






dGPU Power Discharge Circuit




RT5797 for 1V_VGA_S0



1V2V_VGA_S0




Modified: MET WVL 13 REV, 2020/03/05



© Dell


(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT_NVLTGL		Rev
Date: Friday, January 29, 2021	Sheet	87 of	106
2	1		

(Blanking)


<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 88 of	106


Main Func = UnusedParts



Main Func = RF Capacitors




Main Func = EMI Capacitors



(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT NVL_TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 90	of 106

20	TPM_SPI_IRQ#	>>>
17,61,63,71,75,76	PCH_PLTRST#	>>>
18,24,25	SPI0_CLK_CPU	>>>
15,18,24,25	SPI0_SI_CPU	>>>
18,24,25	SPI0_SO_CPU	>>>
18	SPI0_CS_CPU_N2	>>>
17,40	CPU_C70_GATE#	>>>

```

96  SPI_CLK_TPM
96  SPI_SI_ROM_TPM
96  SPI_CS_TPM_N2

```



DELL


Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title			
INT IO (TPM)			
Size A3	Document Number	Rev	
	MOONKNIGHT_NVL_TGL	X02	
Date:	Friday, January 29, 2021	Sheet	91 of 106

D	16	FP1_USB20_N	《《《
	16	FP1_USB20_P	《《《
	24	FPR_SCAN#	>>>
	24,64,66	KBC_PWRBTN#	>>>
	17,40	SIO_SLP_S4#	>>>
	20,24,67	LID_CL_SIO#	>>>

Pin NO.	INFO
1	VCC 3.3V
2	PWBTN
3	USB N
4	USB P
5	GND
6	LID closed
7	GPIO Key shielding
8	GND (ID pin)

	PM_SLP_S4#	FP_3D3V
S0	1	1
S3	1	1
S4	0	0
S5	0	0



Wistron Corporation
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

INT IO (Finger Printer)

MOONKNIGHT_NVL_TGL


Rev
X02

Date: Friday, January 29, 2021

Sheet 92 of 106


(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT_NVLTGL		Rev X02
Date: Friday, January 29, 2021	Sheet 93 of 106		


(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT NVL_TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 94	of 106

(Blanking)

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT NVL_TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 95	of 106

SITP DSN Template for 203046_Moonknight 13



(Blanking)

<Core Design>


		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title (Reserved)			
Size A4	Document Number MOONKNIGHT NVL TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 97 of 106		

Main Func = SWITCH

24 ME_FWP >>>
19 ME_FWP_SW <<<



Firmware SW

Default setting:pull LOW
DY for MP



	3	1
ME_FWP	LOW	HIGH
	Normal Operation (Default)	Override

*Symbol same as
62.40018.461



<Core Design>



Wistron Corporation

21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.

Title

CRT Switch

Size
A4

Document Number


MOONKNIGHT NVL TGL

Rev


X02

Date: Friday, January 29, 2021


Sheet 98 of 106



<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title Debug (XDP/HDT conn)			
Size B	Document Number MOONKNIGHT NVL TGL		Rev X02
Date: Friday, January 29, 2021		Sheet 99	of 106

CLK Block Diagram



[illegible][illegible]

DELL **Wistron Corporation**
21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih,
Taipei Hsien 221, Taiwan, R.O.C.


Change History

MOONKNIGHT_NVL_TGL



Date: Friday, January 29, 2021

Sheet 101 of 106

G3 to S5 Sequence




- TGL-U IMVP9 Power map:
 - VCCIN: VCC_CORE and VCCGT
 - VCCIN_AUX: VCCSA, VCCIO, VNN, V1.05
- CML-U IMVP8 Power map:
 - VCC_CORE
 - VCCGT
 - VCCSA




Name	Description
VCCIN_AUX	FIVR Input rail: 1.8V
VCC_VNNEXT_IPOS	Used for FIVR PRIM_CORE bypass mode during Sx: 1.05V
VCC_V1POS0EXT_IPOS	Used for FIVR PCH I/O bypass mode during Sx: 1.05V
VCCA_CLKLDO_IPOS	Analogue supply for internal clocks: 1.8V
VCCPRIM1POS_OUT_PCH	1.05V Primary Well: for CNV and other internal I/O blocks.
VCCDSW_IPOS	Deep Sleep: 1.05V. This rail is generated by on the die DSW low dropout (LDO) linear regulator to supply DSW core logic.
VCCPRIM_I1B	1.8V Primary Well.
VCCPRIM_SP3	3.3V Primary Well.
VCCGRPR	Audio Power 3.3V, 1.8V, or 1.5V: If powered at 3.3V, the 3.3V supply can come from VCCPRIM_SP3 supply. If powered at 1.8V, the 1.8V supply can come from VCCPRIM_I1B supply.
VCCDSW_SP3	3.3V Deep Sx Well.
VCCRTC	RTC Well Supply. This rail can drop to 2.0V if all other planes are off. This power is not expected to be shut off unless the RTC battery is removed or drained. Notes: 1. VCCRTC nominal voltage is 3.0V. This rail is intended to always come up first and always stay on. It should not be power cycled regularly on non-battery designs. Refer to the Platform Design Guide, RTC Design Guidelines chapter for latest design recommendations. 2. Implementation should not attempt to clear CMOS by using a jumper to pull VCCRTC low. Clearing CMOS can be done by using a jumper on RTCRST# or GPI.
	1.24V for CNV logic. This rail is generated internally with a LDO and needs to be routed to the motherboard so that the rail can be supplied back to the Soc. Refer to the Platform Design Guide (PDG) for implementation details.
VCCDPHY_I2P4	
VCCLDOSTD_IPB8	This rail is generated internally and needs to be routed out to the motherboard for decoupling purpose.
VCCIP0S_OUT_FET	FIVR output rails: 1.05V, used for CPU rails VCCST/STG.
V55	Ground

PCH SMBus Block Diagram



KBC SMBus Block Diagram




	A	B	C	D	E
1					
2					
3					
4					

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title			
<i>Thermal/Audio Block Diagram</i>			
Size	Document Number		Rev
A3	MOONKNIGHT_NVL_TGL		X02
Date: Friday, January 29, 2021		Sheet 105	of 106

	5	4	3	2	1
D					
C					
B					
A					
	5	4	3	2	1

<Core Design>

		Wistron Corporation 21F, 88, Sec.1, Hsin Tai Wu Rd., Hsichih, Taipei Hsien 221, Taiwan, R.O.C.	
Title CLK Block			
Size A4	Document Number MOONKNIGHT_NVL_TGL		Rev X02
Date: Friday, January 29, 2021	Sheet 106	of	106
2	1		